For PV to continue growing at 30% per year for the next 30 years so that it can take its place as a significant energy source on the world stage, modules will have to be made in a more energyefficient manner. At this growth rate, for a new PV factory to generate a positive energy return in less than 10 years, the specific energy for module production must be less than 18MJ/W p [1]. If a PV technology cannot meet this condition, it may be questioned whether large quantities of energy will in practice be expended to manufacture PV modules. The published range of total energy requirements to produce wafer-based modules is 20-100 MJ/W p . For CIGS, the figure is 11MJ/W p (Shell Solar), and for a-Si the figure is 12-15MJ/W p (EPV).
Even higher module efficiencies have been demonstrated by some companies that currently do not use the technology commercially, e.g. 13.4% for CIGS by Showa Shell, and 11% for CdTe by BP Solar and Matsushita. It may be noted that CIGSS continues to hold the efficiency record.
For PV to continue growing at 30% per year for the next 30 years so that it can take its place as a significant energy source on the world stage, modules will have to be made in a more energyefficient manner. At this growth rate, for a new PV factory to generate a positive energy return in less than 10 years, the specific energy for module production must be less than 18MJ/W p [1] . If a PV technology cannot meet this condition, it may be questioned whether large quantities of energy will in practice be expended to manufacture PV modules. The published range of total energy requirements to produce wafer-based modules is 20-100 MJ/W p . For CIGS, the figure is 11MJ/W p (Shell Solar), and for a-Si the figure is 12-15MJ/W p (EPV).
The driving forces for CIGS are compelling: potentially high efficiency and low specific energy for production. To these we may add the broad advantageous properties of thin-film PV relative to wafer-based PV: monolithic design leading to reduced parts handling, low consumption of both direct and indirect materials, and fewer process steps.
To facilitate the development of CIGS, CdTe, and Si-based thin-film technologies, NREL operates the Thin-Film Photovoltaics Partnership Program (TFPPP). The long-term objective of the TFPPP is to demonstrate low-cost, reproducible modules of 15% aperture area efficiency. As a Technology Partner within this program, EPV is performing research under a three-phase, cost-shared subcontract entitled "Advanced CIGS Photovoltaic Technology" and participates in both the Absorber and Alternative Junctions sections of the National CIS Team Meetings. The objective of this subcontract is to develop and integrate the various pieces of new technology that EPV considers enabling for cost-effective production of CIGS modules. As part of the Thin Film Photovoltaics Partnership Program, EPV has conducted research to help generate a technology base for production of CIGS PV modules using vacuum deposition of CIGS onto glass. This strategy is consistent with the observation that, despite there being several approaches to forming device quality CIGS, vacuum deposition has maintained the world record for the highest efficiency CIGS device. A record thin-film solar cell efficiency of 19.2% (with Ni-Al grid and MgF 2 ARC) for a 0.41 cm 2 device was achieved by NREL in 2003 using vacuumdeposited CIGS [2] . The deposition employed four point sources and detection of the Cu-poor to Cu-rich transition for process control.
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In order to extend this type of processing to the realm of large area substrates, EPV developed vacuum equipment designed for heating and coating 0.43m 2 moving substrates, with a projected further scale up to 0.79m 2 . The substrates are typically low cost, soda-lime glass, and the materials are supplied to the moving substrates using novel linear source technology developed by EPV [3, 4] . The use of elemental selenium rather than toxic H 2 Se gas helps make for a safe manufacturing environment. These choices concerning film deposition, substrates and source materials help to minimize the processing costs of CIGS.
Overview of accomplishments during previous subcontract
During its previous 3-year, cost-shared research subcontract with NREL that ended in November 2001, EPV successfully produced high quality 0.43m 2 Mo-coated glass substrates that, when cut up, enabled NREL to produce 17.1% CIGS cells on such substrates [5] . EPV further successfully utilized its novel linear evaporative sources for supply of Cu, In, Ga and Se to form CIGS on 0.43m 2 substrates, producing modules with V oc 's up to 37V, although with disappointing fill factor and, especially, reproducibility. It was concluded that the linear source developed by EPV for Cu had drawbacks that precluded its use in manufacturing. A new approach to buffer layer deposition was pioneered through synthesis of the compound ZnIn 2 Se 4 and its use as a source material [5, 6] . In addition, the CIGS current generated in exploratory aSi/a-Si/CIGS stacked devices was increased from 6 to13 mA/cm 2 . Supporting these programs, EPV's upgraded analytical and measurement laboratories provided rapid in-house feedback concerning material and device properties.
Project Objectives
The principal objective is the fabrication, analysis, and optimization of large area CIGS modules with efficiencies in the range 6 -10%. To support this activity, we are striving to develop CIGS and junction formation recipes capable of producing small area devices with efficiencies in excess of 14% (without AR coating or special grids). However, only CIGS methods capable of implementation on EPV's large scale processing equipment are being considered. Objectives related to the large-scale equipment include improvement of the quality of the layers and their 2 uniformity of thickness and composition. Processing repeatability is also a major focus. Advances are also sought in high rate deposition of high quality doped ZnO, and patterning operations that exhibit low area and electrical interconnect losses. The conduct of module reliability testing at the earliest opportunities is of particular importance.
Work around the world during the past decade has revealed CIGS science and technology to be full of complexity. For example, in contrast to previous semiconductor experience, Na in the CIGS was found to be beneficial to device performance, with the Na source being the soda lime glass and the Na concentration in the CIGS depending on transmission through the Mo grain boundaries and the substrate temperature. Perhaps the most remarkable feature of device-quality polycrystalline CIGS is the apparent immunity of this small-grained semiconductor to grain boundary recombination. Only recently has a theory been advanced to account for this [7] . It is also acknowledged that individual processing steps or layers often cannot be regarded as independent but are rather interdependent. This is especially true for CdS/CIGS and CdS/ZnO interfaces. Thus, another of our objectives is to arrive at robust methods of deposition and module fabrication that translates all of the important and complex features of the technology into a straightforward set of rules for reliable, repeatable module fabrication. We believe this will provide a sound foundation for manufacturing of CIGS modules.
Approach
R&D and process development for CIGS is conducted in the Hercules 4-source system (six 5cm x 10cm stationary substrates per run) and in the Zeus 4-source system (one 4300 cm 2 moving substrate per run). In the latter system, which is load locked, source materials (such as In, Ga, Se) are delivered downwards to the moving glass using custom-built source heads housing three independent linear evaporative sources, the source axes being perpendicular to the direction of glass travel. Copper is supplied by planar-magnetron sputtering.
It is recognized that the traditional method of junction formation involving chemical bath deposition (CBD) of CdS is unavoidable at the current stage. EPV therefore relies on CBD CdS on a day-to-day basis, and continues to improve its processing and equipment for CBD, while exploring alternative methods in parallel. Other methods include buffer layers applied by evaporation (e.g. ZnIn 2 Se 4 or other materials [6, 8] ), by spray deposition [9] , or by hollow cathode sputtering. For ZnO deposition, two planar-magnetron sputtering systems are available and are fitted with ceramic ZnO targets. In the small area system, RF sputtering is used, while in the in-line system, mid-frequency bipolar sputtering is used.
Module encapsulation is accomplished using glass-glass vacuum lamination with EVA, with processing similar to that of the EPV-40 a-Si/a-Si module. For long-term outdoor testing, a Campbell Scientific datalogger is available.
Overview of accomplishments during Phase I
At the conclusion of the previous subcontract it was resolved that a switch to magnetron sputtering would be undertaken to supply the Cu for CIGS growth. During Phase I of the current subcontract EPV was successful in developing a hybrid approach to CIGS deposition involving supply of In, Ga, and Se by evaporation and Cu by sputtering. Using the hybrid process, a cell efficiency of 13.5% was achieved (569mV, 32.3mA/cm 2 , FF 73.5%) [9, 10] . Towards the end of Phase I, a 13-segment mini-module was produced using CIGS produced in the Hercules R&D system having an efficiency of 9.0% [9, 10] . It further appeared that both the quality and repeatability of CIGS produced by the hybrid process made the process suitable for implementing in the large area pilot line (Zeus).
It was also recognized that adoption of a different method of forming CIGS would require a thorough re-optimization of the junction formation steps.
This was undertaken and accomplished, resulting in some significant changes to the overall process and recipe [9, 10] . Firstly, a post-deposition treatment of the CIGS was developed that improved the performance of devices. This is now part of EPV's standard processing. Secondly, for chemical bath deposition of CdS, a change was made from Cd acetate to Cd sulfate, and an increased S/Cd ratio was adopted. Work was continued in the area of alternative junctions, and a 10.1% cell was made using evaporated ZnIn 2 Se 4 [8] [9] [10] , and an 8.6% cell using evaporated In 2 S 3 [8, 9] .
Status of Hybrid CIGS
Normal hybrid process
The hybrid CIGS deposition process has been operated at EPV for more than a year. It includes evaporation of In and Ga, and sputtering of Cu to take advantage of better uniformity and reproducibility. It was developed in Hercules, an R&D bell jar system, and during Phase I the hybrid process was successfully implemented in the pilot line (Zeus system) for large area CIGS deposition. The basic process concept is related to the NREL three-stage process. The first In and Ga layers are evaporated in the presence of Se in the Hercules or Zeus system to form (In,Ga) 2 Se 3 , and the substrate is then transferred to an in-line sputtering system for Cu deposition. Finally, the substrate is moved back to Hercules or Zeus for selenization and In and Ga finishing evaporations. 
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During Phase II, the normal hybrid process run in the Zeus system yielded some exciting results. Never seen before, some devices exhibited a very high V oc of 636 mV as well as an excellent FF of 72.4%. Plotted in Fig. 1 above is the J-V curve of one such device.
All-Zeus process
In our original (normal) three-stage hybrid process, vacuum has to be broken twice, i.e. before and after sputtering Cu in the in-line system. There is, naturally, the concern that oxidation of the IGS film before sputtering Cu and/or oxidation of the Cu film after sputtering Cu might occur (while the substrate is in air), and that such oxidation might have a negative impact on CIGS device performance. If, on the other hand, we could eliminate the vacuum breaks by depositing all of the layers in the Zeus, then oxidation would be avoided. In addition, we would expect that the process throughput could be increased.
During Phase II, to eliminate such vacuum breaks, we designed and installed a magnetron sputtering cathode fitted with a Cu target in the ante-chamber of the Zeus system so that all three stages could be processed in Zeus. Initially, arcing led to the extinguishing of the Ar plasma. Various steps were taken to solve these teething problems, and sputtering of Cu can now be conducted in the Zeus. Mid-frequency sputtering is used, and operating conditions are different from those used in the in-line sputtering system. The conductivity of sputtered Cu films produced in Zeus is almost as good as that of films produced in the in-line sputtering system. It is also encouraging that Zeus-sputtered Cu films made on large-area glass plates show excellent uniformity.
Listed in Table I is the performance of some devices cut from large plates fully processed in the Zeus system (including sputtering of Cu). Plates 1575 and 1580 were coated in some of the first runs using this technique. The results demonstrate great potential for our hybrid process with all-Zeus processing. We are confident that these parameters can be further improved.
Hybrid CIGS with IGS compound evaporation
Through adoption of the hybrid process, we have reduced the number of evaporation sources from four (Cu, In, Ga, and Se) to three (In, Ga, and Se). A further simplification of the hybrid process is to use the compound source material (In,Ga) 2 Se 3 (here denoted by In/Ga/Se or IGS), synthesized at EPV, as a single evaporation source material to replace the individual evaporation elements In and Ga. The merits for such a process include:
• Fixed Ga ratio in starting material • Lower process temperature due to higher vapor pressure for IGS compound • Reduced number of control parameters • Elimination of interaction between multiple evaporation sources at different temperatures
We started by measuring the ratios of Ga/III and Se/III in the IGS compound by ICP AES. As hoped for, the Ga/III ratio is 0.31-0.33 while the Se/III ratio is 1.48-1.51. This indicates that our home-made In/Ga/Se compound is stochiometric (In 0.68 ,Ga 0.32 ) 2 Se 3 . Evaporations involving the IGS material were conducted in the Hercules system. An In/Ga/Se film evaporated from the compound at a substrate temperature 350°C without Se presence exhibits a similar Ga/III ratio. However, the Se/III ratio of the film drops to 1.2-1.3, which indicates some Se loss due to compound decomposition (either of the source material or of the material on the heated substrate). It is very interesting to find that the Se/III ratio for the film on the heated substrate becomes close to 1.5 once again when the IGS compound is evaporated with co-evaporation of additional Se.
The performance of some of the devices made from CIGS prepared using this hybrid process (IGS compound evaporation and sputtered Cu) is rather encouraging. The performance parameters are listed in Table II . 
Process and layout for interim module
After careful preparation and quality control for each process component (see Section 4 for details), we were able to restore module processing in the last quarter of Phase II. Our standard module size is 0.43 m 2 with dimensions of 96.5 cm x 44.5 cm (38" x 17.5"). However, the newly-designed full size dipping tanks for CBD CdS were not completed until the end of the year. Therefore, we decided to process 1 square foot modules (size: 12" x 12.5") as an interim step based on the availability of new 1 ft 2 dipping tanks for the CdS process. Except for the CdS dipping, all of the 1 ft 2 module processes are exactly the same as those used for the full size module process.
We start with Mo deposition by sputtering and laser separation of the Mo on a full size piece of soda-lime glass, followed by hybrid CIGS deposition on the full size plate. Then, two substrate pieces (12" x 15") are cut from the full size CIGS plate for fabrication of 1 ft 2 modules (see module layout in Fig. 2 ), and the rest of the plate is retained for process control and module analysis (see Sec. 4). The cutting size of 12" x 15" is larger than that of the finished 1 ft 2 module (12" x 12.5") to allow one side of the cut pieces to serve as a reference for the patterning alignment. After the two 1 ft 2 plates are coated with CdS in the 1 ft 2 tank, we pattern them on a full size X-Y table and sputter ZnO on a full size carrier. 
Improvement and Readiness of Module Subcomponents
Great components with excellent and stable performance are the foundation for module production. We have spent a few months to make sure all components in module process with stable and controllable performance, which has to be checkable individually. Included in this Section are some major processes among others:
Mo sputtering and adhesion, and Mo laser scribe improvement
We recently found that Mo films sputtered in the in-line system tended to peel off during the laser scribe process. This was quite abnormal. It was realized that the peeling materialized after the Cr target had been moved to a new position to make room for the installation of a large area heater. Having checked many process parameters such as glass side, cleaning procedure, laser condition, Mo power etc., we eventually found the plasma voltage in the Cr sputtering step to be about 40-50 V higher than normal, which we took to imply that the Cr target was somehow contaminated. After thoroughly pre-sputtering the Cr target at a higher power and for a substantially longer time than that normally used in our operations, we were able to restore the plasma voltage to its original value around 270V. The exercise confirmed our previous experience that a thin underlayer is essential to maintain good adhesion of the Mo.
Barring such anomalies, the large area sputtering of bi-layer Mo in the in-line system is one of the most stable processes in our module production. The Mo sheet resistance is very stable and close to 0.3 ohm per square with a thickness around 8000 A.
As a by-product of these investigations, we found that the laser used for Mo scribing was cutting about 3000 A deep into the glass when 'normal' Mo scribing conditions were used. It was feared that this could cause module breakage during lamination. After carefully optimizing the laser power, we found that 80% of the original power is sufficient to separate the Mo quite well, while the depth of cutting into the glass is much shallower. Listed in Table IV are some experiments regarding laser power optimization. Recently, we carefully investigated laser separation of Mo. One study showed that some incomplete scribes exhibit a pattern in which they appear only in every other line. In view of our laser scribe program cutting one line in the forward direction and the next in the reverse direction, it is evident that the IR laser cutting effect is moving direction-dependent. Having identified the better direction, we were able to change our program to make the cutting always in this better direction, and separation quality improved immediately. Furthermore, to ablate the remains of debris in the Mo line more thoroughly, we adopted a double scribe procedure. Now, complete and clear Mo separation is routinely achieved in our module production. In addition, an electrical burn process proved to be useful to eliminate shorting debris in the Mo line. 
CIGS deposition
Investigation of the Cu selenization conditions was our main focus in this period. A 38″ x 17.5″ plate (Z1559) was cut into several 3″ x 12.5″ strips, which were then employed to investigate the effects of selenization conditions on device performance. The main purpose of this experiment is to find an optimal selenization temperature. Two kinds of Cu/(In,Ga) 2 Se 3 precursor, Cu-poor (Cu/(In+Ga) = 0.87 in Z1559-1,2,3) and Cu-rich (Cu/(In+Ga) = 1.27 in Z1559-5,6,7) as measured after first IGS layer and sputtered Cu deposition, were used. The third stage IGS deposition followed Cu selenization for all strips except Z1559-2, on which no third layer was deposited.
Listed in Table V is a summary of CIGS film composition before and after the third IGS layer, as measured by ICP, and the I-V parameters of small cells having an area of ~ 0.2 cm 2 . The results in Table I clearly show that: 1) CIGS film (Z1559-2), with Cu selenization but without a third-stage IGS layer, does not yield good devices. Most of the small devices in this sample show shunted dark and light I-V behavior which implies that a conductive Cu-Se phase might emerge on the surface of the CIGS and grain boundaries, constituting shunting paths even though the total Cu/(In+Ga) ratio is only 0.86;
2) Devices on CIGS films made from precursors that passed through a Cu-rich period ("Cu-rich precursors") (Z1559-5,6,7) demonstrate noticeably higher V oc even though their Ga ratio is lower;
3) Devices with Cu-rich precursors (Z1559-5,6,7) selenized at 550ºC show higher efficiencies than those selenized at 525ºC and 500ºC, while there was no obvious performance difference for different selenization temperatures for Cu-poor precursors (Z1559-1,3). In a 3-stage process, achievement of a Cu-rich film at the end of the second stage Cu-Se delivery onto a (In,Ga) 2 Se 3 precursor is thought to result in a Cu x Se liquid-phase that aids grain growth and yields large and columnar morphologies and better devices [11] . This requires a Cu-rich stage before the third IGS deposition as well as a high substrate temperature (>523ºC for a Cu x Se liquid phase). Our results agree well with the ideas and reported results of CIGS growth by a 3-stage process. This investigation clearly suggests that a Cu-rich precursor having a Cu ratio 1.2-1.3 after the sputtered Cu step is needed in order to fabricate good devices. Further increase of substrate temperature during selenization is planned. An investigation of the selenization time is also under way. Right now, the best efficiency for small cells made on Zeus material is 11.8% (Fig. 1) .
In order to make 0.43m 2 modules, CIGS uniformity is a critical factor. Lately, we found that the Ga linear source shows a severely non-uniform distribution. The ratio of Ga/(In+Ga) at the two ends of the linear source is as high as 1.5. We were able to obtain much better uniformity by switching the Ga source to another existing delivery line. However, we are unable to use this line to deliver Ga in module production because it is adjacent to the Se source and causes the Se source temperature to become uncontrollable.
The temporary solution in our module process is that we rotate the plate 180 degrees in the 3 rd stage IGS evaporation so that at the higher Ga region from the 1 st stage IGS receives less Ga in the 3 rd stage. The global bulk Ga ratio after the plate rotation is improving substantially (see Fig.  3 below) . However, the composition depth profile in CIGS film from location to location along the delivery line is now different.
Fig. 3. Ga distribution (Z1619)
Changing the delivery line without spare parts in hand involves a substantial risk and is also time-consuming. In order to not interfere with our main effort to restore module production, replacement of the Ga line was not attempted during Phase II. However, adjustment of the Ga distribution will be a must during Phase III.
CBD CdS
The chemical bath deposition process for CdS was optimized once again, this time for module production. We believe that a slow chemical reaction is essential to deposit uniform CdS films over large areas, which is a necessity for the module process. By reducing both reaction temperature and the ratio of thiourea to cadmium salt, we were able to increase deposition time 
First IGS CIGS
from the original 15 minutes to 35 minutes before the on-set of colloidal growth. Furthermore, we found that sufficient stirring in the dipping tank is also crucial to forming a uniform film. Therefore we increased both the number of electrical stirring propellers and their rotation speed. The improvement of performance and uniformity was dramatic after the re-optimization.
To have better quality control for the CdS film thickness, optical transmission at 420 nm and 440 nm on CTO glass was adopted as a process monitor. Plotted in Fig. 4 is an example of transmission contour mapping on a 1 ft 2 CdS/CTO glass. In addition, we also use the QE value at 480 nm of real devices to monitor the CdS thickness since it is not easy to directly measure the thickness of thin Cd films. Recently, we tested annealing the CIGS/CdS film before ZnO deposition based on a concern that trapped water from the CdS dipping might degrade the junction or the ZnO. An improvement of device performance after annealing was observed, which is documented in Table VI . It is also interesting to observe that the samples after annealing showed a smaller difference of performance before and after light soaking. Table VI 
The data clearly shows that both V oc and FF were significantly improved in the annealed samples, together with an increase in the slope of the I-V curve at V oc .
CIGS patterning
A good mechanical scribing process for the CIGS is one prerequisite for forming a low resistance interconnection between Mo and ZnO. It must meet the following requirements:
• Removing CIGS down to the Mo surface, but not cutting through the Mo layer.
• Forming an appropriate CIGS step so that the following n-ZnO can cover the wall conformally (no flakes of CIGS raised above the Mo surface).
• Having sufficient Mo surface area exposed to achieve a low interconnection resistance, but not so much as to waste area.
• Achievement and maintenance of a clean Mo surface for low contact resistance with ZnO.
To meet the first two requirements, the shape and material of the scribing tip, and adjustment of tip pressure and orientation are obviously important variables, while changing X-Y table speed and number of scribes may help in obtaining a continuous Mo line of appropriate width.
To speed the optimization with so many parameters, we need fast feedback from the experimental results. Therefore, we designed a special test structure, which is shown in Fig. 5 . By processing a single test structure, a variety of different scribing conditions can be evaluated, such as tip material, pressure, table speed, etc. Following CIGS scribing, an n-ZnO layer is deposited on the test structure, then separated as shown, and the interconnection resistance for each individual condition can be measured. Thus, the best conditions for scribing can be identified. Accurate and close alignment of the Mo line and the CIGS line is the key to reducing the dead area current loss. As simple as this sounds, it is however complicated by the Mo film being face down during laser separation of Mo, and face up during mechanical scribing of the CIGS, causing loss of registration. Moreover, in the real world, the lines are not perfectly straight, and do not maintain constant spacing because of the inversion of the plate. A video monitor would be very helpful as a QC check on scribe alignment, and a design is under way.
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ZnO improvement at elevated substrate temperature
For quite some time we have known that one of the best ways to improve our large area ZnO film properties, such ZnO being produced by mid-frequency sputtering of a ceramic target, is to preheat the substrate. However, because of the unusually short inner vertical dimension of the sputtering chambers, this had never been properly implemented. We have now successfully designed, built, and installed a large area heater with temperature control in the in-line sputtering system. This has enabled us to produce a higher quality ZnO on 0.43 m 2 glass substrates, and the hope is that this advance can be successfully applied to our module processing. Much effort was devoted to re-optimizing the process parameters for ZnO, the parameters including sputter power, plate moving speed, gas ratio of Ar to O 2 , number of scans, and preheating temperature. Finally, we settled upon a set of parameters except preheating temperature, which we are using as one of the last fine tuning parameters to optimize ZnO properties as well as device performance. Plotted in Fig. 6 are the ZnO film properties as a function of preheating temperature.
13
Fig. 6. Improved ZnO properties at elevated substrate temperature
The data in Fig. 6 show that ZnO properties keep improving at elevated temperature, which is consistent with what we have reported earlier. However, to determine final process conditions, optimization should be conducted with respect to the performance of CIGS modules, or at least performance of CIGS devices, rather than just the ZnO film on plain glass. With this in mind, a series of CIGS devices was processed at different elevated temperatures for ZnO deposition. The results are shown in Table VII . Table VII strongly suggests that device performance deteriorates at a preheating temperature at 150°C. The main indication is that Jsc at zero bias drops severely despite being recoverable at a reverse bias of -1V. This is probably caused by junction damage at high temperature. The best device performance emerges at a preheating temperature of 100°C. It may be noted that the 'real' CIGS temperature under the sputtering target is probably higher than the substrate preheating temperature. 
ZnO film properties versus preheating condition
Evaluation of i-ZnO/Mo
In our normal module process, we use n-ZnO as interconnection between Mo back contact and ZnO front contact of the next segment. One disadvantage of this process is that we have to break vacuum for the 2 nd (CIGS) scribe after i-ZnO and before n-ZnO. As an alternative, we could perform the 2 nd (CIGS) scribe first and simply deposit i-ZnO followed by n-ZnO without breaking vacuum. This would entail trying to use i-ZnO plus n-ZnO as interconnection to the Mo. The higher resistance of i-ZnO is a concern in this case. However, it could conceivably not be a problem since there is no obvious huge resistance jump after coating i-ZnO on CTO due mainly to its thinness (about 500A-1000A). To test this idea, four mini-modules were processed for comparison. On two of them the n-ZnO/Mo interconnection is used as a reference, while on the other two the interconnection n-ZnO/i-ZnO/Mo is tested as an experiment. The performance results are listed in Table VIII . The results clearly show that our normal process using n-ZnO as the interconnection is superior to i-ZnO+n-ZnO. The noticeably different module FF indicates that i-ZnO is indeed too resistive for the first layer of interconnection and leads to unacceptable contact resistance.
New ZnO configuration for interconnection
The disadvantage of using the conventional i-n, two-layer ZnO structure in conjunction with the interconnection between the ZnO front contact and the Mo back contact is that we have to break vacuum for the 2 nd (CIGS) scribe after depositing the i-ZnO and before depositing the n-ZnO. This awkward vacuum break is the least time-effective process during the entire module production sequence. Many other groups, such as ZSW/Wuerth Solar [12] , are also actively seeking a better process. We have tried scribe #2 followed by i-ZnO+n-ZnO as an alternative. However, the FF of mini-modules with such an interconnection appears much worse than that with a n-ZnO interconnection. This is due to a larger contact resistance at the interconnect, as reflected in the J-V curve. This large interconnection resistance was also confirmed by directly measuring the ZnO/Mo voltage drop over the interconnection line with the module forward biased (see Table X 
below).
During Phase II, a new type of ZnO configuration was conceived and evaluated at EPV for use in an interconnection process without vacuum break. It not only maintains device performance at the level of the normal two-layer ZnO, but it also yields a small interconnect resistance like n-ZnO. This configuration allows the processing sequence CBD CdS, followed right away by the CIGS scribe, followed by the new type of ZnO without vacuum break, followed by the ZnO scribe. Table IX are two set of J-V test data comparing the new type of ZnO with the normal two-layer ZnO. There are eight pairs of devices in Table IX altogether. The two devices in each pair have the normal and new ZnO for comparison. The devices in each pair are spaced only 1mm apart to eliminate any effect of CIGS non-uniformity. The data in Table IX clearly show that the device performance obtained with the new type of ZnO is at least as good as that with normal two-layer ZnO. In fact, an improvement of FF is apparent, and V oc is a little higher, too. The improved FF is due mainly to the lower series resistance, as reflected in the value of R oc (normalized) shown in the far right column.
Listed in
Encouraged by its performance, we used the new type of ZnO to form the interconnects in minimodules. Listed in Table X are seven mini-modules processed with three different processes for the ZnO interconnection, namely, the normal process (H188-2, H190-4 and H190-5), the new type of ZnO (H188-4, H190-2 and H190-3), as well as the failed process (H188-3) with the iZnO+n-ZnO interconnection mentioned earlier in section 4.6.1. Their interconnection resistances were determined by measuring the voltage drop at ZnO/Mo under forward bias.
The interconnect resistance for all three mini-modules in the new process group is in the range of 0.13-0.36 ohm, which is as good or better than that for the normal group (0.4-1.28 ohm) within experimental error. The resistance yielded by the failed process using i-ZnO plus n-ZnO jumps to 10 ohm, more than an order of magnitude higher. Similar experiments, both at the device level and module level, have now been repeated several times at EPV. It remains to be seen whether the new ZnO configuration can ultimately replace the conventional two-layer ZnO (and eliminate the vacuum break) in large area module production. Normal process i-ZnO n-ZnO 1.28
Status of large area ZnO process for modules
We were very excited by the improvement of ZnO properties at elevated substrate temperature reported in section 4.5. Also, we were encouraged by the annealing results for devices, which indicated our junction would survive up to 150 °C in vacuum. So we were rather confident that the process combination, i.e. sputtering ZnO on devices at an elevated substrate temperature, would work well.
To our dismay, devices made recently with ZnO using pulsed DC power in a reactive (conditioning) O 2 environment failed to work at any elevated temperatures, even as low as 60 °C substrate temperature in most cases. It is not yet clear if it is an intrinsic difficulty due to DC pulse/reactive mode or just a simple problem such as a damaged junction resulting from degassing at elevated temperature. Some tests are planned for the next quarter. Another puzzle associated with reactive sputtering operated in DC pulsed mode is that our new type of ZnO for interconnects, which works very well for RF sputtering, also failed to work in the in-line system. Other groups also have expended considerable effort in developing suitable ZnO layers, e.g. Showa Shell Sekiyu reports use of a tri-layer structure [13] .
For the time being, then, we have to deposit large area ZnO using our previous standard conditions. The film (on glass) looks somewhat yellowish due to optical absorption in the blue part of the spectrum, and the sheet resistance is higher than desired. Another confounding effect is that the sheet resistance of such ZnO films deposited on CdS increases substantially in some cases compared to films deposited on plain glass. Using this kind of ZnO in the module process, we have to increase its thickness to reduce its resistance, and that results in reduction of module current due to optical absorption loss in the ZnO. The ZnO process thus remains one of the main problems in our module production, and will be attacked again in Phase III.
Module performance
We made six rounds of pilot-line runs in the last quarter with a maximum throughput of six pieces of 1 ft 2 modules per week. For most of the plates, all process steps were completed and their I-V curve measured, while a few plates terminated at some process stations due to obvious operation problems. Listed in Table XI are some results of the module performance in each round. Each module consists of 50 segments with a cell width 5.58 mm and an aperture area around 800 cm 2 . The values shown in Table XI are before lamination, and the current density and efficiency are aperture area values. The module test results demonstrate that we have been able to repeatedly produce 1 ft 2 modules with reasonable performance in a very short period. For these modules, we fully realize that our major performance problems stem from mediocre FF due in large part to large series resistance (see normalized R oc in the far right column), while low shortcircuit current density J sc deteriorates the performance further. We discuss these problems and their root cause in Sec. 6. Light and dark I-V curves for module Z1625B are plotted in It is worth noting that we have reached over 5 % efficiency on both pieces (A & B) of 1 ft 2 plate from runs Z1622 and Z1625. As mentioned earlier, these two pieces underwent processing on full size equipment except for CdS deposition, where we had to cut a larger size plate to obtain two 1 ft 2 pieces to fit the dipping tank. We therefore believe that we are well-positioned to make the larger size modules with over 5 % efficiency in the first quarters of Phase III after our CBD CdS process in the new large tanks is developed and optimized and after patterning registration problems are solved.
Quality control, module analysis and modeling
Quality control steps
The key to making reproducible modules with good performance is that all components in the process line have to be reproducible. At EPV, we have established rigorous quality controls for each module process step. Listed in Table XII are some main quality control steps in our process line. Table XII A travel sheet recording all individual process steps and procedures is assigned to each 1 ft 2 module. The travel sheet raises an early warning signal if any process shows abnormal operation, and is very helpful for post I-V analyses. It may be noted that the composition of the CIGS produced in every run is currently measured by ICP AES in order to maintain composition in the face of possible deposition rate drift. Such drift has been carefully documented by Shell Solar in the case of In sputtering [14] .
Module analysis
We also thoroughly analyzed one 1 ft 2 module after I-V measurement in each round to extract further useful information including: a) Performance comparison of mini-modules and devices passed through different process lines to crosscheck individual processes. b) Mapping of device performance on two sides of the module to check module uniformity. c) Measurement of ZnO sheet resistance on CdS on each cell by voltage drop method to find out if ZnO is responsible for the large series resistance of the module. d) Measurement of interconnection resistance on each line by voltage drop method to find out if contact resistance or conformal coverage contributes to the series resistance of the module. e) V oc and dark leakage current under reverse bias on each cell to reveal shunting paths.
An example of the module analysis summary sheet for Z1625 for steps a) and b) above is shown in Table XIII . As indicated in the module layout figure in Section 3.0, we also cut from the full size plate three pieces (P1, P2, P3) of size 2" x 4" from a strip adjacent to 1 ft 2 module A. All three pieces are dipped in a glass beaker for CdS CBD. Pieces P1 and P3 are then processed in our device line with RF ZnO deposition in Airco, while piece P2 is processed as a mini-module with in-line ZnO deposition. Listed in Table XIV is After comparing the various module and device performance data, a lot of important information can be extracted such as:
• The effect due to different mechanical scribing (hand and machine) and module uniformity can be seen by comparison of 1 ft 2 module and mini-module performance. For instance, in this run (Z1625) we found our hand scribing had a problem resulting in high R s and low fill factor on the mini-module and small area, reverse-connected parasitic cells that lower V oc .
• The effect due to different containers (beaker and tank) for CdS deposition can be obtained by comparison of devices' performance defined from 1 ft 2 module and mini-module. For example, we found device performance processed in large tank is as good as that in small beaker.
• The effect due to ZnO film deposited with different power sources (RF power in Airco and pulsed DC power in in-line) can be observed by comparison of devices' performance from pieces P1 and P3 with piece P2. For example, we found a severe drop of J sc with ILS ZnO to 23 mA/cm 2 from the 28 mA/cm 2 obtained with Airco ZnO.
• By comparison of module and device performance, we found: the V oc /cell is basically equal to device V oc indicating that any shunting effects in our module are small; the J sc drop to 19 mA/cm 2 from 23 mA/cm 2 is due to dead area loss; FF has an 18 % drop to 55 % from 67 % and is due to series resistance. Therefore, we have to quantify the contributions from ZnO sheet resistance and interconnection resistance.
Firstly, we directly measured ZnO sheet resistance on CdS and found it was about 11-13 ohm per square, which is very good. To confirm this, the resistance distribution of ZnO on each cell and interconnection resistance on each line in the module Z1625A were measured as in steps c) and d) above and are plotted in Fig. 8 . The median value for ZnO sheet resistance from the distribution is about 9-10 ohms per square, close to the value from direct measurement. Having input these values into our modeling program, the calculation predicts a FF drop of 5-6 %. The median value for interconnection resistance is about 7 ohm*cm, which reduces FF about 13-14 % according to the modeling, a value larger than we expected. Upon summing the losses from these two factors, we obtained excellent consistency between modeling and experimental data. After the detailed module analysis, we had a clear picture of our process and could draw the conclusion that the main series resistance problem in this particular module results from the interconnects. Many thoughts and ideas were brought out by the team, and more experiments are planned for the next quarter.
To further verify that module shunting is not a significant problem, we measured V oc and leakage resistance distribution as step e), and these are plotted in Fig. 9 . A very uniform V oc distribution in module Z1625A can be seen, while the shunting distribution shows higher resistances in the middle of module. Even inputting the lower leakage resistance value of about 500 ohms found at the module edges into the model, we calculate the power loss from shunting to be less than 1 %, a remarkable result. We strongly believe systematic process quality control and module analysis are powerful methods to identify, and then help solve, processing problems.
Distribution of Voc and Leakage Resistance
Progress Overview for Hybrid CIGS
We embarked upon development of the hybrid process involving sputtered Cu at the beginning of this subcontract. EPV's overall progress to date during this subcontract is shown on the time 22 line of Fig. 10 , which shows the successive development of hybrid CIGS material, and best efficiency for hybrid CIGS cells, mini-modules, and square foot modules. Full size modules will be fabricated starting in Q1 of Phase III. 
Project quarter
Cell Studies
Assessment of cell processing
Following the introduction of a post-CIGS treatment and adoption of a re-optimized CBD recipe, it became of interest to assess the performance of these junction formation techniques on a sample of high quality, three-stage CIGS prepared by NREL. Sample S2061 was provided by Kannan Ramanathan, and Fig. 11 shows the I-V curve of a device prepared at EPV on this sample of CIGS. A device efficiency of 15.1 -15.5% (without collection grid or AR coating) was achieved [10] . This was considered sufficiently high to validate the quality of EPV's CdS and ZnO recipes.
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New processing for window layer/TCOs
The hollow cathode (HC) sputtering system developed under EPV's ATP award with NIST has been used to prepare several types of transparent conducting oxide [15, 16] . These TCOs have been applied to CIGS with various buffer layers to fabricate devices. Some of the results are collected in Table XV. In the "Buffer" column, T denotes a CIGS post-deposition treatment. The first two entries in Table XV Table XV and I-V curve in Fig. 12) [17]. Work in this area will be continued. 
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Experiments concerning the temperature resistance of junctions
What are the maximum temperature/time exposures a CIGS junction can sustain? This kind of information is needed for ZnO deposition optimization at elevated temperature, as mentioned in section 4.5 above. Similar information and testing is required to design a process for top junction deposition in a tandem structure for advanced high performance cells.
In this period, two more annealing experiments were conducted. First, a normal CBD CdS layer was deposited on CIGS samples to form the device junction. Then the samples were annealed for half an hour at elevated temperatures in either a vacuum or N 2 environment. Finally, the devices were finished with normal RF sputtered, two-layer ZnO. In both environments the devices' performance deteriorated at high temperature. However, the observed threshold was quite different. As can be seen in 
Module reliability
Module reliability is an important concern of the PV industry, and the various thin films face particularly challenging issues in order to demonstrate reliability. A recently-organized National Team (Thin Film Module Reliability National Team) is focused on these issues, and EPV is one of the active contributors in both the Si thin film and polycrystalline thin film areas. In the former area, EPV has reported longevity data for a-Si:H modules [18] and a laboratory technique for quantifying TCO resistance to delamination [19] . EPV is also active in studying and reporting on glass breakage susceptibility, an effort that is applicable to both thin film areas [20] .
In the area of CIGS, work in Germany has revealed damp heat degradation of ZnO (plus interaction with the CdS) and also Mo corrosion [21] . Another study observed the creation of deep states in the surface region of the absorber [22] . The Uppsala group has observed degradation of the ZnO:Al/Mo interconnect [23] . In the CIGS group of EPV, we recently started a damp heat (DH) program for various TCOs (including ZnO, SnO 2 and In 2 O 3 ) with the intention of extending the work to devices and modules. The motivation is to study how DH impacts TCO properties, especially resistivity. As a first step, we investigated the effect of water immersion. All films were deposited on plain glass. The ZnO:Al was prepared by RF sputtering, the In 2 O 3 :Mo by hollow cathode sputtering, and the SnO 2 :F was procured commercially. Most of the samples were un-laminated except for one ZnO sample that was laminated with EVA and a top glass sheet. De-ionized water temperatures of 25°C and 60°C were selected. Plotted in Fig. 14 is the measured CTO sheet resistance as a function of immersion time. As can be seen from the figure, the resistivity of un-laminated ZnO keeps increasing with immersion time, while that of laminated ZnO basically doesn't change even at 60°C. In contrast to un-laminated ZnO, the resistivity for un-laminated 
Safety
Several safety-related issues were addressed during this Phase. The issues concerned possible emissions from the Zeus system, the CBD set up for CdS, and glass storage.
Firstly, specialized consulting firms, Air Consulting Services and Princeton Analytical, were hired to conduct an air test for total nuisance particulates, the metals selenium, indium and gallium, their selenides, and hydrogen selenide in the area adjacent to the Zeus deposition chamber. In particular, samples were drawn immediately after venting the main chamber and the antechamber. The test results indicated that the concentration of all of these metals, selenides, gases, and particles were below the OSHA PEL (Permissible Exposure Limit).
Secondly, a set of detector tubes for the Matheson-Kitagawa hydrogen selenide detector system were purchased for use as an in-house routine tester during the venting of the antechamber (loadlock) for loading and unloading large plates. No concentration of concern was detected thus far.
Thirdly, more cautious procedures have been imposed for the venting of the main chamber and antechamber of Zeus. Pre-vent cycles of purging and pumping have been implemented to reduce the level of any possible harmful gases or airborne particles. A new exhaust system for the Zeus with a filter and blower has been designed and should be finished soon.
An improved large area chemical bath deposition station has been set up with a total of four large tanks. The main motivations for discarding the old station and building the new one were to streamline the handling of the plates and to reduce spillage or dripping of the solutions used, to improve the removal of ambient air, as well as to improve deposition uniformity.
All employees who perform processing in which air quality is of concern have been provided with appropriate masks.
The storage of glass sheets on the R&D racks has been improved by adding safety bars to the racks to eliminate the possibility of glass slipping off.
Some plans for the initial quarters of Phase III
• Improve large area CIGS composition uniformity by rebuilding the Ga delivery line.
• Optimize Na for the hybrid CIGS process.
• Utilize the full size (0.43 m 2 ) dipping tanks for CBD CdS and characterize the results.
• Continue to explore the use of hollow cathode sputtering for TCO deposition.
• Investigate whether some non-obvious effects are influencing ZnO:Al resistivity.
• Improve large area ZnO properties while maintaining low interconnect resistance.
• Install a vision system on the X-Y table to help reduce dead area loss in patterning.
• Find the best way to scribe the CIGS line with contact resistance less than 1 ohm*cm.
• Fabricate both 1ft 2 and full size CIGS modules.
• Continue to improve module encapsulation and resume life testing.
Most of these planned activities are direct extensions of work in progress. The immediate focus is to realize module power potential through improvement of the back-end operations of patterning and TCO deposition. It is felt that most of the problems that can plague module production have been identified and are sufficiently well understood to enable good progress to be made in Phase III. In addition, since Na transmission through the Mo into the absorber is known to influence device performance [24] , a fresh look at whether our levels of Na remain appropriate for current processing will be undertaken. • EPV continued to improve the performance of CIGS prepared by a hybrid process that involves evaporation of In and Ga and sputtering of Cu. The process shows good reproducibility, and shows promise for being manufacturable.
• Both in-situ and ex-situ sputtering of the Cu have been successfully utilized to form high quality CIGS by the hybrid process.
• Diagnostic devices formed on large area (0.43m 2 ) CIGS prepared by the hybrid process have been produced with V oc s as high as 659mV, and efficiencies up to 11.8%.
• Devices processed through a Cu-rich stage demonstrated higher V oc .
• 10.1% devices were prepared by an exploratory process that involves evaporation of IGS compound and Cu sputtering.
• The CBD process for CdS was improved through adoption of a slow reaction. This improved uniformity.
• Annealing the CIGS/CdS before ZnO deposition was shown in some experiments to be beneficial to device efficiency and to reduce the light soaking effect.
• Improved ZnO properties were obtained at elevated substrate temperatures, but so far the process has resulted in inferior device performance in the most cases.
• The type of ZnO best suited to the ZnO/Mo interconnection has been investigated and important rules have been developed.
• Large area module processing was restored, and reasonably reproducible 1ft 2 modules were produced relatively quickly in the 5.0 -5.5% efficiency range.
• Extensive QC checks and module analysis procedures were implemented. Non-idealities in module fabrication were shown to introduce parasitic circuit elements.
• A 15.5% cell (with CdS) was fabricated by EPV on bare NREL CIGS, and a 13.3% cell was fabricated using no CdS but with hollow cathode sputtering of the ZnO.
• An 8.2% cell (with CdS) was fabricated on EPV CIGS using IMO instead of ZnO.
• Water immersion tests indicated superior stability of IMO relative to ZnO.
